Signature of Person Mailing Correspondence


Chris Pellechi

Typed or Printed Name of Person Mailing Correspondence

CERTIFICATE OF MAILING BY FIRST C	CLASS MAIL (37 CFR 1.8)	Docket No.
Applicant(s): Voorakaranapara		P 6079.11005
Serial No. 09/837,887 APR 2 4 2007 APR 18, 2001	Examiner	Group Art Unit 2858
Invention: METHOWAND APPARATUS FOR LO	W COST SIGNATURE TESTING	FOR ANALOG AND RF
		RECEIVED
		JUL 1 5 2002 Technology Center 2100
I hereby certify that this Information Disclosure	Citation w/ references, transmittal (Identify type of correspondence)	ltr
is being deposited with the United States Postal	I Service as first class mail in an	envelope addressed to: The
Assistant Commissioner for Patents, Washington		18, 2002 (ate)
	Chris Pe (Typed or Printed Name of Person (Signature of Person Maili	n Mailing Correspondence)
Note: Each paper m	nust have its own certificate of mailing.	RECEIVED APR 25 2002 TECHNOLOGY CENTER 2800

OIPE					P 6079.12 005. Application Number 09/837,887				
	ĺ	RMATION DISCLOSUR (Use seggral sheets if necess		•	Applicant(s) Voorakaranam et	al.			
1	APR	2 4 2000	···· <i>)</i> /		Filing Date	,	Group Art Unit	2050	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	.	<i>S</i> /			April 18,	2001		2858	
"	Ve II	PADEMARKO		U.S. PĄ	FENT DOCUMENTS				
*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE		NAME CLASS		SUBCLASS	FILING DATE IF APPROPRIATE	
		6,114,858	9/5/00	Kasten	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
							REC	EIVE	D
							JUL		7
							Technology	Center 2	100
							TEC		
							TECHNOLOGY		
							200 X	C	
							EN 2	N.	
							IER 2800	0	:
							8		
	<u>.</u>			FOREIG	GN PATENT DOCUMEN	TS		T	
	REF	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	Trans YES	NO NO
	_								
·									
					· .				
						-	Date, Pertinent Po		
		S. J. Tsai, "Test Vecto	r Generation for	Linear An	alog Devices," Internat	tional Test Conf	erence (1991) 59	2-5 97	
		W. Lindermeir, H.E. Con Computer-Aided D	Graeb & K.J. Ant esign" (1995) 604	treich, "De 4-611	sign of Robust Test Cr	iteria in Analog	Testing," Intern	ational Co	nterence
EXAMINE	R				DATE CONSIDERED				
EXAMINE not conside	R: Initi red. In	al if citation considered, whethe clude copy of this form with nex	r or not citation is it communication to	in conforma applicant.	nnce with MPEP Section 6	09; Draw line thr	ough citation if no	t in conform	nance and
				DO	9A/REV04	Patent and Trade	mark Office * U.S. DEI	PARTMENT OF	COMMERCE

Form PTO-A820 (also form PTO-1449)



Attorney Docket

Serial No.

P 6079.11005

April 18, 2001

09/837,887

Voorakaranam et al. et al.

Filing

Group RECEIVED

58 JUL 1 5 2002

Technology Center 2100

(Including Author, Title, Date, Pertinent Pages, Etc.)

R. Voorakaranam & A. Chatterjee, "Test Generation for Accurate Prediction of Analog Specifications," IEEE VLSI Test Symposium (2000) 137-142
J.H. Friedman, "Multivariate Adaptive Regression Splines," The Annals of Statistics, Vol. 19, No. 1, 1-141
P.A. Variyam and A. Chatterjee, "Specification-Driven Test Design for Analog Circuits," International Symposium on Defect and Fault Tolerance in VLSI Systems (1998) 335-340
T. Wilson, "Test Challenges for Next-Generation RF Devices," EE Evaluation Engineering, Vol. 39, No. 11 (2000) 31-37
D.A. Coley, An Introduction to Genetic Algorithms for Scientists and Engineers, World Scinetific (1996) 1-
Cadence SpectreRF Simulator User Guide (December 1999)
Cadence OCEAN Reference Guide (December 1999)
RF Micro-Devices, Low Noise Amplifier/Mixer (March 2001)
S. Cherubal & A. Chatterjee, "Parametric Fault Diagnosis for Analog Systems Using Functional Mapping," Proceedings, Design, Automation and Test in Europe (1999) 195-200
P.N. Variyam & A. Chatterjee, "Enhancing Test Effectiveness for Analog Circuits Using Synthesized Measurements," VLSI Test Symposium (1998) 132-137
A. Walker, W. Alexander & P.K. Lala, "Fault Diagnosis in Analog Circuits Using Element Modulation," IEEE Design and Test of Computers (March 1992) 19-29
H. Walker & S.W. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," IEEE Transactions on Computer-Aided Design (October 1986) 541-556
N.Nagi, A. Chatterjee, A. Balivada & J.A. Abraham, "Fault-Based Automatic Test Generation for Linear Analogy Devices," Proceedings, International Conference on Computer-Aided Design (1993) 88-91
M. Salamani & B. Kaminska, "Multifrequency Analysis of Faults in Analog Circuits," IEEE Design and Test of Computers (1995) 70-80
B. Hamida, K. Saab, D. Marche, B. Kaminska & G. Qusnel, "LIMSoft: Automated Tool for Design and Test Integration of Analog Circuits," International Test Conference (1996) 571-580
H.H. Zheng, A. Balivada & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits," VLSI Test Symposium (1996) 470-475

Examiner

Date Considered

RECEIVED

APR 25 2002 4
FECHNOLOGY CENTER 28002
Page

•	
Ş	A. Balivada, J. Chen & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits," VLSI Test Symposium (1996) 470-475
2002 33	A. Abderrahman, E. Cerny & B. Kaminska, "CLP-Based Multifrequency Test Genearion for Analog Circuits," VLSI Test Symposium (1997) 158-165
₹	G. Devarayanadurg & M. Soma, "Dynamic Test Signal Design for Analog ICs," Proceedings, International Conference on Computer-Aided Design (1995) 627-629
DEMI	W. Verhaegen, G. Van de Plas & G. Gielen, "Automated Test Pattern Generation for Analog IS" 1 5 2 Proceedings, VLSI Test Symposium (1997) 296-301
	J.B. Brockman & S.W. Director, "Predictive Subset Testing: Optimizing IC Parametric Performance Center Testing for Quality, Cost and Yield," IEEE Transactions on Seminconductor Manufacturing, Vol. 2 (1989) 104-113
	W. Maly & Z. Pizlo, "Tolerance Assignment for IC Selection Tests," IEEE Transactions on Computer-Aided Design (April 1985) 156-162
	T.M. Souders & G.N. Stenbakken, "Cutting the High Cost of Testing," IEEE Spectrum (March 1991) 48-51
	S.D. Huss & R.S. Gyurcsik, "Optimal Ordering of Analog IC Tests to Minimize Time," Proceedings, Design Automation Conference (1991) 494-499
	L. Milor & A.L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits," IEEE Transactions on Computer-Aided Design, Vol. 13 (1994) 796-813
	M.J. Marlett & J.A. Abraham, "DC-IATP: An Iterative Analog Circuit Test Generation Program for Generating DC Single Pattern Tests," Proceedings, IEEE International Test Conference (1988) 839-845
	G. Devarayanadurg & M. Soma, "Analytic Fault Modeling and Static Test Generation for Analog ICs," International Conference for Compputer-Aided Design (1994) 44-47
	W.M. Lindermeir, H.E. Graeb & K.J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference," International Conference for Computer-Aided Design (1995) 620-626
	C.Y. Pan & K.T. Cheng, "Implicit Functional Testing for Analog Circuits," VLSI Test Symposium (196) 489-494
	P.N. Variyam & A. Chatterjee, "Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," International Conference on Computer-Aided Design (1997) 382-385
	K.J. Antreich, H.E. Graeb & C.U. Wieser, "Circuit Analysis and Optimization Driven by Worst Case Distances," IEEE Transaction on CAD, Vol. 13 (1994) 57-71
	D.G. Saab, Y.G. Saab & J.A. Abraham, "CRIS: A Test Cultivation Program for Sequential VLSI Circuits," Proceedings: International Conference on Computer-Aided Design (1992) 216-219
	G. Devarayanadurg, P. Goteti & M. Soma, "Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs," International Test Conference (1996) 521-527
	A. Basilevsky, "Statistical Factor Analysis and Related Methods, Theory and Applications," Wiley Series in Probability and Mathematics (1994)

Examiner

Date Considered

RECEIVED

APR 25 2002

TECHNOLOGY CENTER 28065

Page

PE	6770	I.T. Joliffe, "Discarding Variables in a Principle Component Analysis, I. Artificia Vol. 22 (1973) 21-31	al Data," Applied Statistics,
	3	L. Milor & A.L. Sangiovanni-Vincentelli, "Optimal Test Set Design for Analog Conference on Computer-Aided Design (1990) 294-297	Circuits," International
RADEMAR		A.V. Gomes & A. Chatterjee, "Minimal Length Diagnostic Tests for Analog Circ Design, Automation and Test in Europe (1999) 189-194	
		MATLAB Optimization Toolbox User's Guide	RECEIVED
	2 4. 2002 RADEM	 	Vol. 22 (1973) 21-31 L. Milor & A.L. Sangiovanni-Vincentelli, "Optimal Test Set Design for Analog Conference on Computer-Aided Design (1990) 294-297 A.V. Gomes & A. Chatterjee, "Minimal Length Diagnostic Tests for Analog Circ Design, Automation and Test in Europe (1999) 189-194

	Data Causidanad	JUL 1 5 20	0 2
Examiner	Date Considered	Technology Center	2100

Page 4 of 4

RECEIVED

APR 25 2002

TECHNOLOGY CENTER 2800